IndexBrowse   BibliographiesMy selection
 Search: in   (word length ≥ 3)
      Login
Publications list: <<   <       >>   >  
Showing 151 - 160 (160 total)
 
151 Add to my selection
Ke Bai, Jing Lu, Aviral Shrivastava and Bryce Holton. CMSM: An Efficient and Effective Code Management for Software Managed Multicores. In Proceedings of the international symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2013. PDF PPT [Comment]   Bibtex entry
Keywords: Code Management, Compiler Technique, IBM Cell, Memory Management, Multi-core Processor, Scratchpad Memory, Software-managed multicores.  
152 Add to my selection
Jing Lu, Ke Bai and Aviral Shrivastava. SSDM: Smart Stack Data Management for Software Managed Multicores (SMMs) In Proceedings of the 50th Design Automation Conference (DAC), 2013. PDF PPT [Comment]   Bibtex entry
Keywords: Compiler Technique, Embedded Processor, IBM Cell, Memory Management, Memory Performance, Multi-core Processor, Scratchpad Memory, Software-managed multicores, Stack Data.  
153 Add to my selection
Yooseong Kim and Aviral Shrivastava. Memory Performance Estimation of CUDA Programs. In ACM Transactions on Embedded Computing Systems, Vol. 13(21):21:1-21:22, September 2013. PDF [Comment]   Bibtex entry
Keywords: CUDA, GPU, Memory Performance, Multi-core Processor.  
154 Add to my selection
Ke Bai and Aviral Shrivastava. A Software-Only Scheme for Managing Heap Data on Limited Local Memory (LLM) Multicore Processors. In ACM TECS: ACM Transactions on Embedded Computing Systems, Vol. 13(1):5:1-5:18, August 2013. PDF [Comment]   Bibtex entry
Keywords: Cache, Embedded Processor, Heap, Scratchpad Memory, Software-managed multicores.  
155 Add to my selection
Dipal Saluja. Register File Organization for Coarse-Grained Reconfigurable Architectures: Compiler-Microarchitecture Perspective. Master's thesis, Arizona State University, 2014. PDF PPT [Comment]   Bibtex entry
Keywords: CGRA, Coarse-Grained Reconfigurable Arrays, Compiler Technique.  
156 Add to my selection
Shri Hari Rajendran Radhika. Path Selection Based Branching for Coarse Grained Reconfigurable Arrays. Master's thesis, Arizona State University, 2014. PDF PPT [Comment]   Bibtex entry
Keywords: CGRA, Coarse-Grained Reconfigurable Arrays, Compiler Technique, Embedded Processor.  
157 Add to my selection
Tushar Rawat. Enabling Multithreaded Applications on Hybrid Shared Memory Many-core Architectures. Master's thesis, Arizona State University, 2014. PDF PPT [Comment]   Bibtex entry
Keywords: Compiler Technique, Embedded Processor, Scratchpad Memory.  
158 Add to my selection
Ke Bai. Compiler and Runtime for Memory Management on Software Managed Manycore Processors. PhD thesis, Arizona State University, February 2014. PDF PPT [Comment]   Bibtex entry
Keywords: Cache, Embedded Processor, Memory Management, Memory Performance, Multi-core Processor, Scratchpad Memory, Software-managed multicores.  
159 Add to my selection
Ke Bai, Aviral Shrivastava and Jing Lu. Stack data management for software managed multi-core processors. http://www.google.com/patents/US9015689, 2015. [Comment]   Bibtex entry
Keywords: Scratchpad Memory, Software-managed multicores, Stack Data.   Note: Patent.
160 Add to my selection
Shri Hari Rajendran Radhika, Aviral Shrivastava and Mahdi Hamzeh. Path Selection Based Acceleration of Conditionals in CGRAs. In Proceedings of the 2015 International Conference on Design Automation and Test in Europe (DATE), 2015. PDF PPT [1 comment]   Bibtex entry
Keywords: CGRA, Coarse-Grained Reconfigurable Arrays, Compiler Technique.  
Feedback: Aviral Shrivastava
Last modified: Mon November 22 2010 16:16:55
        BibAdmin