IndexBrowse   BibliographiesMy selection
 Search: in   (word length ≥ 3)
      Login
Publications of Year << 2009 >>   Download bibtex file
<< Article (Journal) >> TOP
1 Add to my selection
Aviral Shrivastava, Arun Kannan and Jongeun Lee. A Software-only solution to use Scratch Pads for Stack Data. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 28(11):1719-1728, 2009. PDF [Comment]   Bibtex entry
Keywords: Software-managed multicores, Stack Data.   Note: ISSN 0278-0070.
2 Add to my selection
Aviral Shrivastava, Ilya Issenin and Nikil Dutt. Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 28(3):461-466, 2009. PDF [Comment]   Bibtex entry
Keywords: Cache, Compiler Technique, Embedded Processor, Power Aware Computing.   Note: ISSN 0278-0070.
3 Add to my selection
Jonghee Yoon, Aviral Shrivastava, Sanghyun Park, Minwook Ahn and Yunheung Paek. A Graph Drawing Based Spatial Mapping Algorithm for Coarse-Grained Reconfigurable Architectures. In IEEE Transactions on Very Large Scale Integrated Circuits, Vol. 17(11):1565-1579, 2009. PDF [Comment]   Bibtex entry
Keywords: CGRA, Coarse-Grained Reconfigurable Arrays.   Note: ISSN 1063-8210.
4 Add to my selection
Kyoungwoo Lee, Aviral Shrivastava, Ilya Issenin, Nikil Dutt and Nalini Venkatasubramanian. Partially Protected Caches to Reduce Failures due to Soft Errors in Multimedia Applications. In IEEE Transactions on VLSI, Vol. 17(9):1343-1348, 2009. PDF [Comment]   Bibtex entry
Keywords: Soft Error.   Note: ISSN 1063-8210.
<< InProceedings >> TOP
5 Add to my selection
Rooju Chokshi, Krzysztof Berezowski, Aviral Shrivastava and Stanislaw Piestrak. Exploiting residue number system for power-efficient digital signal processing in embedded processors. In CASES '09: Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, Pages 19-28, 2009. PDF PPT [Comment]   Bibtex entry
Keywords: Embedded Processor, Power.   Note: ISBN 978-1-60558-626-7.
6 Add to my selection
Jongeun Lee and Aviral Shrivastava. A compiler optimization to reduce soft errors in register files. In LCTES '09: Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, Pages 41-49, 2009. PDF PPT [Comment]   Bibtex entry
Keywords: Compiler Technique, Soft Error.   Note: ISBN 978-1-60558-356-3.
7 Add to my selection
Sandro Neves Soares, Ashok Halambi, Aviral Shrivastava, Flavio Rech Wagner and Nikil Dutt. Adaptive Reduced Bit-width Instruction Set Architecture (adapt-rISA) In VLSI-SOC 2009 :Proceedings of the 17th IFIP/IEEE International Conference on Very Large Scale Integreation, Pages , 2009. PDF PPT [Comment]   Bibtex entry
Keywords: Instruction Set Architecture, RISA.  
8 Add to my selection
Sai Krishna Mylavarapu, Siddharth Choudhuri, Aviral Shrivastava, Jongeun Lee and T. Givargis. FSAF: File system aware flash translation layer for NAND Flash Memories. In Design, Automation Test in Europe Conference Exhibition (DATE), 2009. PDF PPT [Comment]   Bibtex entry
Keywords: Flash Memory.   Note: ISSN 1530-1591 .
9 Add to my selection
Jongeun Lee and Aviral Shrivastava. Static analysis to mitigate soft errors in register files. In Design, Automation Test in Europe Conference Exhibition (DATE), 2009. PDF PPT [Comment]   Bibtex entry
Keywords: Compiler Technique, Register File, Soft Error.   Note: ISSN 1530-1591.
10 Add to my selection
Arun Kannan, Aviral Shrivastava, Amit Pabalkar and Jongeun Lee. A software solution for dynamic stack management on scratch pad memory. In ASP-DAC '09: Proceedings of the 2009 Conference on Asia and South Pacific Design Automation, Pages 612-617, 2009. PDF PPT [Comment]   Bibtex entry
Keywords: Scratchpad Memory, Software-managed multicores, Stack Data.   Note: ISBN 978-1-4244-2748-2.
11 Add to my selection
Jongeun Lee and Aviral Shrivastava. Compiler-managed register file protection for energy-efficient soft error reduction. In Proceedings of the 2009 Conference on Asia and South Pacific Design Automation, Pages 618-623, 2009. PDF PPT [Comment]   Bibtex entry
Keywords: Power, Soft Error.   Note: ISBN 978-1-4244-2748-2.
12 Add to my selection
Reiley Jeyapaul, Sandeep Marathe and Aviral Shrivastava. Code Transformations for TLB Power Reduction. In VLSID '09: Proceedings of the International Conference on VLSI Design, Pages 413-418, 2009. PDF PPT [Comment]   Bibtex entry
Keywords: Power.   Note: ISBN 978-0-7695-3506-7.
<< MastersThesis >> TOP
13 Add to my selection
Arun Kannan. A Software-Only Solution for Stack Management on Systems with Scratch Pad Memory. Master's thesis, School of Computing, Informatics, and Decision Systems Engineering (CIDSE), 2009. PDF PPT [Comment]   Bibtex entry
Keywords: Compiler Technique, Embedded Processor, Software-managed multicores, Stack Data.  
14 Add to my selection
Amit Pabalkar. A Dynamic Code Mapping Technique for Scratch Pad Memories in Embedded Systems. Master's thesis, School of Computing, Informatics, and Decision Systems Engineering (CIDSE), 2009. PDF PPT [Comment]   Bibtex entry
Keywords: Code Management, Compiler Technique, IBM Cell, Scratchpad Memory, Software-managed multicores.  
15 Add to my selection
Rooju Chokshi. Residue number system enhancements for programmable processors. Master's thesis, School of Computing, Informatics, and Decision Systems Engineering (CIDSE), 2009. PDF PPT [Comment]   Bibtex entry
Keywords: Compiler Technique, Embedded Processor.  
16 Add to my selection
Sai Krishna Mylavarapu. Improving Application Response Times of Nand Flash based Systems. Master's thesis, School of Computing, Informatics, and Decision Systems Engineering (CIDSE), 2009. PDF PPT [Comment]   Bibtex entry
Keywords: Compiler Technique, Embedded Processor.  
Feedback: Aviral Shrivastava
Last modified: Mon November 22 2010 16:16:55
        BibAdmin